With more than 90% share of the global market, crystalline silicon photovoltaics (PV) is a driving force to contribute more carbon-neutral electricity, thereby mitigate climate change. One of the key barriers of the fast expansion of silicon PV module manufacturing is the requirement of high capital investment. Adopting thin Si wafers for PV reduces capital expenditure (capex) and manufacturing cost, and accelerates the growth of PV manufacturing. There are two key questions about thin Si today: (a) how much can we still benefit economically from thinning wafers? (b) what are the technological challenges to transition to thin wafers? In this work, we re-evaluate the benefits and challenges of thin Si for current and future PV modules using a comprehensive techno-economic framework that couples device simulation, bottom-up cost modeling, and a cash-flow growth model. When adopting an advanced technology concept that features sufficiently good surface passivation, similarly high efficiencies are achievable for 50-µm wafers as for 160-µm ones. We then quantify the economic benefits for thin Si wafers in terms of poly-Sito-module manufacturing capex, module cost, and levelized cost of electricity (LCOE) for utility PV systems. Particularly, LCOE favors thinner wafers for all investigated device architectures, and can potentially be reduced by more than 5% from the value of 160-µm wafers. With further improvements in module efficiency, an advanced thin-wafer device concept with 50-µm wafers could reduce manufacturing capex by 48%, module cost by 28%, and LCOE by 24%. Furthermore, we apply a sustainable growth model to investigate PV deployment scenarios in 2030. It is found that the state-of-the-art industry concept could not achieve the climate targets even with very aggressive financial scenarios, therefore the capex reduction benefit of thin wafers is needed to facilitate more rapid PV growth. Lastly, we discuss the remaining technological challenges and areas for innovation to enable high-yield manufacturing of high-efficiency PV modules with thin Si wafers.
Introduction
Thin silicon wafers for photovoltaics have historically attracted attention, especially in the mid-2000s, when the polysilicon feedstock supply shortage caused large price increases [1] , [2] . Utilizing less silicon per wafer was recognized as a promising path to reducing capital expenditure (capex) and module cost [3] . However, thin silicon wafers failed to gain significant market traction because of collapsing polysilicon prices, low drop-in manufacturing yield of thin Si wafers, and lack of widespread adoption of high-efficiency architectures for thinner wafers. The question is whether we still benefit from thickness reductions of Si wafers today. This work offers a fresh look at thin silicon wafers, and revisits the value propositions and challenges with modern solar cell architectures and cost structures. Benefiting from efficiency advances, throughput improvements, materials savings and economies of scale, excellent progress has been made in capex and cost reductions (which can be seen in Figure 1 for the data adopted from [4] ). From 2010 to 2018, the total capex for PV production from poly-Si to module, which is defined as the total capital normalized by the annual capacity in Watt, has declined by 75% from 1.52 to 0.39 $/(W/year) [4] . Over the same period, the total processing cost from poly-Si processing to module assembly was also reduced by 75% from 1.29 to 0.32 $/W [4] .
This cost reduction partially came from efficiency improvements, because the benchmark efficiency of industrial modules has increased from 14% in 2010 to 17% in 2015 and 19% in 2018 in Ref. [4] . 19% module efficiency in 2018 was achieved by widely adopting the technology of Passivated Emitter and Rear Cell (PERC). PERC PV modules are now fabricated more cheaply than conventional Aluminum Back-Surface-Field (Al-BSF) cells, and have become the new industry standard. Besides the impact of efficiency improvements, significant reductions are observed in terms of per-module-area capex and cost, which are shown in Figure S1 of the Electronic Supplementary Information (ESI). We find that the per-area capex declined 65%, from 213 $/(m 2 /year) in 2010 to 74 $/(m 2 /year) in 2018; whereas, the per-area cost fell 66%, from 180 $/m 2 in 2010 to 61 $/m 2 .
These achievements are noteworthy but are insufficient to enable the PV industry to meet climate targets defined by the Intergovernmental Panel for Climate Change (IPCC) through PV deployment [5] , [6] . Needleman et al. [7] estimated that a cumulative PV installed capacity of 7 -10 TW by 2030 would be required to have a reasonable chance of sufficiently reducing electricity-related carbon emissions and keeping the global temperature rise below 1.5 -2°C. However, the current PERC baseline is not able to achieve this level of installation by 2030 (see Figure  S5 in ESI). Further reduction in capex is needed to sustain the high growth rate of PV installations.
Wafer thickness reduction offers a pathway to effective reductions in both capex and cost, because capex and cost of all manufacturing steps upstream of wire sawing are reduced proportionally with the grams of silicon used per Watt. As seen in Figure 1 , the combined capex contribution of the poly-Si and wafering processes have persistently been above 50% over the past eight years. Similarly, the combined cost contribution of the two processes has been reduced, but still accounts for over 30%. From this perspective, reducing wafer thickness appears promising to reduce capex and cost.
There are two key questions still to be addressed: (1) How much can we still benefit economically today from the "old" idea of wafer thickness reduction? (2) What are the technologies needed to produce high-efficiency thin Si modules with high production yield and high power-conversion efficiency?
To answer these two questions, we apply technoeconomic modeling to quantify the potential cost and capex benefits of thin silicon manufacturing, and surveying technology pathways that enable manufacturing with high yields and efficiencies. We revisit the efficiency vs. thickness trade-off in the light of recent advances in cell architecture, which should, in theory, push the critical thickness for maximum efficiency to lower values. We also quantify economic benefits and the ability to meet climate targets if the industry successfully adopts thin wafers. Lastly, we analyze remaining technological barriers for thin wafers, especially those pertaining to manufacturing yield.
PV device simulation: Effect of wafer thickness on efficiency
Efficiency is an impactful factor for both capex and cost reductions [8] , [9] . Thinning wafers reduces their ability to capture available photons, especially those in the near-infrared spectral range. As a result, short-circuit current may be reduced, and therefore there is a concern of an efficiency penalty. However, it was noticed that efficiency loss due to lower short-circuit current can possibly be compensated by the increase of open-circuit voltage and fill factor if the surface passivation is sufficiently good. Many of these previous studies [10] , [11] about efficiency versus wafer thickness were conducted when the mainstream industry devices were Al-BSF cells, which have poor rear surface passivation. The recent industrial transition to PERC aims to reduce rear surface recombination. With further advancement of surface passivation technology, recent studies [12] , [13] suggest that wafer thinning may no longer be as detrimental for conversion efficiency. Better passivation in the rear surface also coincides with an improved optical performance, which also contributes to higher efficiency. To quantify the relation of efficiency versus wafer thickness, we performed a set of comprehensive but generalized device simulations in PC1D [14] . A total of four device concepts are considered in our simulations, namely Al-BSF, PERC, advanced PERC+, and advanced high-efficiency technology (HE-Tech). Many of these advanced device concepts have two-or threedimensional architectures. We used device models with effective simulation parameters [15] in order to resemble the performance of these advanced concepts. Figure 2 shows the simulated module efficiencies depending on the Si wafer thickness. Table I for the simulation parameters. Lines with symbols mark efficiencies of 2 Ω·cm wafers, and shaded areas indicate efficiencies for a wafer resistivity range of 1 -3 Ω·cm. In the example of 1-ms bulk lifetime, the relative efficiency ratios of 50 µm to 160 µm thicknesses are 101%, 98%, 97%, and 97% for advanced HE-Tech, advanced PERC+, PERC and Al-BSF respectively.
For simulations of all four device concepts, the bulk lifetime of the wafer is varied: 100 µs, 500 µs, 1 ms, and 5 ms. For state-of-art p-type high-performance multicrystalline Si wafers, bulk lifetimes of 250-500 µs are usually found. In comparison, monocrystalline Si wafers usually have lifetimes that are between 1 ms and 5 ms for highefficiency concepts. In our analysis, because of the similar trends of p-and n-type Si (see Figure S2 in ESI for n-type simulation results), we focus on the results for p-type Si for the ease of comparison with historical data. In addition, from conventional Al-BSF to advanced HE-Tech, the cell-to-module (CTM) efficiency factor is also gradually increased (from 0.83 to 0.92) to reflect improvements in module technology, e.g., light scattering ribbons and backsheets, and multi-wire interconnections. The following descriptions summarize the characteristics of each cell concepts, including the key differences in simulation parameters. More detailed parameters can be found in Table S1 in ESI.
a. Conventional Al-BSF solar cells have high effective rear surface recombination velocities (SRV) of around 1000 cm/s, and low rear internal reflectance of around 65% [16] . The poor surface passivation and high parasitic absorption become the efficiency limiting factor in these cells. In fact, PV industry has largely moved to PERC because of higher efficiency. Al-BSF architecture is still considered as a reference. b. Current industrial PERC solar cells feature rear passivation through an AlOx/SiNx dielectric stack, which has an effective rear SRV of around 100 cm/s (with a typical range of 50 -200 cm/s) [16] . Light management is also improved by optimizing layer thicknesses of the AlOx/SiNx stack that achieve rear internal reflectance of more than 90%. A value of 93% is maintained in all the following device concepts. Despite some improvement in rear surface passivation, loss analysis studies [17] , [18] still suggested that recombination at the rear surface (especially at the rear metal-Si interface) is still the efficiency limiting factor of the PERC architecture. c. One next-generation device architecture, here called "advanced PERC+", marks an advancement of the current PERC structure via further rear passivation improvement. The rear passivation in advanced PERC+ is shown to be another order magnitude lower in SRV than PERC, reaching around 10 cm/s (with a typical range of 5 -30 cm/s [19] , [20] ). The efficiency limiting factors start to shift to Auger recombination at highly doped region, optical shading of front metal contacts, and front surface recombination. Device architectures for advanced PERC+ concepts, e.g., contact-passivated solar cells, e.g., tunnel oxide passivated contacts (TOPCon) [18] , poly-Si on oxide (POLO) contacts [21] and fired passivated contacts (FPC) [22] . d. The advanced HE-Tech architecture represents a concept that surpasses the advanced PERC+. These device concepts further reduce the surface recombination on both surfaces, as well as Auger recombination in the highly doped emitter regions. Our simulation assumed values that are an order of magnitude below those of the advanced PERC+ for emitter doping concentration and SRVs (both front and rear). The exact device structure per our simulation may not be realized in practice. However, HE-Tech concept is effectively realized in record efficiency devices with different architectures, such as, 26 [27] .
From device simulation results shown in Figure 2 , we find that significant efficiency losses with thinner wafers are a concern for conventional Al-BSF or current PERC, but the efficiency loss is less evident for some advanced concepts with much better surface passivation. For example, the optimum efficiency for the advanced HE-Tech concept is around 50 µm for bulk lifetimes of 500 µs and 1 ms; whereas the optimum efficiency for advanced PERC+ is found around 100 µm thickness for bulk lifetimes of 500 µs and 1 ms. For the highest bulk lifetime of 5 ms in advanced HE-Tech devices, no significant efficiency reduction appears above100 µm thickness.
3 Potential economic benefits of thin silicon
Cost modeling of thin silicon wafers
Device simulations in the previous section showed that it is possible to preserve efficiency while moving to thinner wafers. With advanced device concepts, we see a clear benefit of moving to thinner wafers because of the reduced material usage without significantly sacrificing performance. After obtaining the efficiency versus thickness relations, we can attempt to answer the first question of this work posted earlier: how much economic benefit can we still obtain by thinning wafers? Herein, we quantify benefits in capex, module cost and levelized cost of electricity (LCOE).
To do so, we utilized bottom-up capex and cost models developed by Powell et al. [8] , [9] and updated the models with the cost numbers from the recent NREL PV cost analysis report [4] . These cost numbers represent the estimated median of global PV module productions in H1-2018. The benchmark case corresponds to a PERC module with 160 µm monocrystalline Si wafers and 19% efficiency. In our current cost model, efficiencies were varied according to the previous simulation results in Figure 2 , and a fixed rate of Si utilization (~63%) was assumed for all varying thicknesses. The current 160 µm thick mono-Si wafer has a kerf loss of 95 µm. A 100-µm-thick wafer will, correspondingly, have a kerf loss of 60 µm, which is approximately the predicted technological limit of diamond wire sawing by the ITRPV report [28] . Achieving 50-µm-thick wafers with a kerf loss of 28 µm will require a new wafering technology (e.g., kerfless wafer growth). In addition, because our focus is mainly on the impacts of thickness and efficiency variations, we assumed other variables (i.e., fixed costs of properties, plant and equipment (PPE) and variable costs of materials and processes) are kept fix at the benchmark values in 2018. Uncertainties of all variables will be discussed in the next subsection (Section 3.2), and available technologies and present challenges will be discussed in detail in Section 4. Furthermore, we also conducted LCOE analyses for utility-scale PV electricity systems in the United States. We used baseline values of energy yield and other balance-of-system costs from Ref. [29] , [30] , which correspond to the median LCOE scenario in the United States in 2018. The module prices in this LCOE scenario are updated by the simulated costs from Figure 3b plus a 15% operating margin [4] . The modeling results of module capex, cost and LCOE versus thickness are shown in Figure 3a , 3b and 3c respectively. The cost analysis of conventional Al-BSF is not considered here because mainstream of PV industry has transitioned to PERC devices. Note that all capex, module cost and LCOE models for this work can be found in Excel spreadsheets in the ESI. based on the median costs of global production from Ref. [4] . The utility LCOE analysis is based on the median cost structure of utility PV system in the United States [29] . Benchmark values are for 160-µm-wafer PERC modules in 2018.
From Figure 3a and 3b, we see the as-expected reductions in capex and cost via the savings of silicon material, as well as via efficiency improvements. Both capex and cost monotonically decrease with wafer thickness down to 20-µm (or even less) regardless of the technology concept. For example, reducing wafer thickness from 160 µm down to 50 µm for the current PERC concept can already get a capex reduction of ~0.14 $/(W/year) and a cost reduction of ~0.07 $/W, which means, for every 10-µm thickness reduction, manufacturing capex and module declines by 1.3 ¢/(W/year) and module cost roughly declines by 0.6 ¢/W. According to the LCOE analysis in Figure  3c , for all three device architectures, utility LCOE minima are located at a wafer thickness of ~50 µm (with a range of ±20 µm). We find that thin silicon can, under ideal conditions, reduce LCOE by more than 5% relatively from the value of 160-µm wafers, regardless of the device technologies. The 5% reduction in LCOE is in fact very substantial for the industry to make a change. To put it in context, PV industry has transitioned from Al-BSF to PERC to harness the 3% reduction in LCOE [31] .
To better understand these results, it is important to know the different impacts these cost factors have on the PV industry. Module capex largely affects the growth rate of PV manufacturing industry, and therefore lower capex industries tend to have higher self-sustained growth rates. Module cost typically affects the competitiveness of a certain type of PV module. In the past, it has been very difficult to gain market traction with modules that have improved efficiency at a much higher cost. LCOE, which is influenced by both module cost and efficiency, affects the competitiveness of PV electricity at a specific location. Therefore, lower LCOE incentivizes consumers to adopt more PV systems. We observe that the recent technology transition from Al-BSF to PERC ultimately started when PERC became cheaper in all three cost factors (in addition to featuring higher efficiencies). Furthermore, we acknowledge that our models are rather simplified for future advanced technologies. In fact, it is very difficult to build a bottom-up cost model accurately without clarity about what technologies will be used for thin Si. To account for the variability of the assumed parameters, we conducted an uncertainty analysis of the cost and capex models in the next sub-section.
Uncertainty analysis of the cost and capex models
The cost analysis in this study focuses on the impacts of efficiency changes and of the amount of silicon usage. Other factors are assumed to remain constant (i.e., do not contribute to capex and cost reduction). The only exceptions are the cost of Selling, General and Administrative (SG&A) and of R&D, which were considered as a constant percentage of the total cost. Therefore, the six parameters that are likely to change in the cost model are efficiency improvement, the amount of silicon saving, SG&A and R&D, manufacturing yield, variable cost, and direct PPE. To account for uncertainties of these parameters in our model, we conducted an uncertainty analysis on a target scenario: the advanced HE-Tech with 50-µm wafer thickness. This is the thickness that achieves the optimum efficiency of 23.8% (red curve in Figure 2a ). At the same time, its LCOE (~4.2 ¢/kWh) is also close to the minimum (green curve in Figure 3c ). Table I shows the target scenario of the advanced HE-Tech module with a 50-µm wafer in comparison with the current PERC module and a 160-µm wafer. The results of the uncertainty analysis are shown as two tornado charts in Figure 4 . The change in capex and cost was obtained in response to the ±5% relative change in each specific factor. Uncertainties are ranked from high to low. The accumulated uncertainty on the predicted capex and cost of the advanced HE-Tech concept is also shown as the lowest bar in Figure 4 . It shows that, if all six parameters vary simultaneously by 5%, both capex and cost will have a combined range of uncertainty up to ±20% from the calculated values in Table I . Both, capex and cost, are very sensitive to manufacturing yield and efficiency with a nearly 1-to-1 sensitivity. This agrees with the previous findings by Powell et al. [32] . Si usage affects the capex and cost to different extents because of its different proportion to the total capex and cost. PPE variation results in a 1-to-1 change in total capex and a smaller change in module cost due to the depreciation of PPE. The variable cost uncertainty only changes the module cost (and has no impact on capex). Costs of SG&A and R&D are a part of the operating costs, which only influences module cost. From the ranking in Figure 4 , we identify the most critical aspects to achieve this target scenario of advanced HE-Tech with 50 µm wafer: (1) Realize efficiency improvement in mass production; (2) Maintain high production yield;
(3) Maintain low manufacturing cost and low equipment capex of the production; (4) Realize the amount of the assumed Si saving. The challenges and these factors will be discussed in full detail in Section 5. 
Implications for sustainable PV growth
To shine some light on the practical implications of these capex and cost values for the growth of PV deployment, we used the demand-constrained growth model that was described previously in Ref. [7] . With the potential capex and cost reduction in an example of the 50-μm-wafer advanced HE-Tech module shown in Table I , we want to show the potential boost in PV growth in comparison to our current PERC technology with 160-µm-thick wafers. For this purpose, we simulated PV growth scenarios for these two cases with the goal of achieving the IPCC 2030 climate targets.
The basic idea of this growth model is that PV growth is constrained by two factors: installation demand and production capacity (i.e., PV module supply). Whichever of those two factors is lower limits growth. Installation demand is set by an empirical function of module price [33] , whereas the rate of adding new production capacity depends on the ratio of cash (i.e., profit plus debt) to capex. With this model, we assessed PV growth for several scenarios of operating margins [i.e., the percentage earning before interests and taxes (EBIT)], and debt-to-equity (D/E) ratios (i.e., the ratio of debt borrowing over cash earning). Typically, the operating margin in the PV industry is very volatile and determined as a result of market conditions. Many PV companies are found to have had operating margins below 10% in the past five years [3] . Only a few companies, such as GCL-Poly and Longi, were able to maintain operating margins above 20% in recent years (see Figure S6 in ESI). However, there is a need to point out that a good operating margin is needed to attract new investments and sustain new additions of production capacity [34] . On the other hand, D/E ratio can, to some extent, be decided by PV companies based on their expansion plans. Due to severe competition and rapid market expansion, most PV companies leverage higher debt in the capacity expansion (with D/E ratios of up to 5), which can be seen in their annual cash flow statements (according to the data published on Yahoo Finance [35] ). High debt for expansion was also reported previously by Chung et al. [36] . It is generally very common that companies in the growth phase of their life cycle tend to have lower operating margins due to competition and leverage higher debts for market expansion [37] .
In this work, we varied operating margins and D/E ratio in a relatively wide range to evaluate possible scenarios to achieve more than 7 TW cumulative PV installation in 2030. For operating margin, a value of 15% was used as a baseline in previous cost analyses [4] , [7] . The values of 10% and 20% represent lower and higher margin scenarios. The very low margin of 5% marks a case where growth is nearly impossible. In previous studies [7] , [9] , a D/E ratio of 1 was assumed as a low-risk reference. Due to a high capital intensity symptomatic of the PV industry, we also consider D/E ratios of 2 and 5 as intermediate and aggressive leverage of debt scenarios. Simulated cumulative installation by 2030 is shown in Figure 5 for different values of operating margin and debt ratio. Note that the simulated results using this growth model approximate the upper limit in each scenario by assuming immediate adoption of the assessed technology, and reinvestment of all the profits into capacity expansion.
Fig. 5:
Simulated cumulative PV installation by 2030 of two investigated solar cell concepts (i.e., baseline PERC and advanced HE-Tech) using a demand-constrained growth analysis. Four different operating margins were used: 5% , 10%, 15% and 20% of the module selling price, and three different debt-to-equity (D/E) ratios for new capacities: 1:1, 2:1 and 5:1. The light blue shaded area indicates the 7-10 TW peak PV capacity that was determined in [7] as a climate target for 2030, following suggestions from [7] based on IPCC climate targets [4] .
In Figure 5 , we observe that the baseline PERC architecture cannot achieve a cumulative installation of more than 7 TW for all considered scenarios. At 20% operating margin and 5x debt, it can only get close to 7 TW. At the same 5x debt but only 10% operating margin, the advanced HE-Tech can achieve a similar amount of cumulative installation. However, growth with such a high debt ratio is not sustainable in the long term. Increasing debt can increase growth very efficiently in the short run, but aggressive debt leverage significantly increases the company's financial risk with current volatile module prices. Based on current margins, it is not very likely that these ambitious growth targets are achieved. Realizing the climate goal by 2030 with additional debt is, therefore, not desirable as it may prevent the industry from keeping up with the long-term growth in electricity demand. In Figure 5 , more sustainable scenarios for HE-tech are 20% operating margin and only 1x debt (to achieve 8.6 TW in 2030) or 15% operating margin and 2x debt (to achieve 7.8 TW in 2030). A healthier margin is very beneficial to achieve sustainable growth. It is the hope that a premium (with higher operating margin) can be charged for PV modules when LCOE is much lower than for other forms of electricity generation (e.g., natural gas plants).
Why is thin Si not here yet? Challenges and areas for innovation
Our analysis elucidates that we could achieve lower cost, lower capex, and high-efficiency next-generation PV modules with thin silicon wafers. What are the technology developments needed to achieve the ultimate paradigm shift toward thin wafers? Figure 6 summarizes some important key areas across the manufacturing supply chain. These technology areas echo the four aspects that are identified previously from the cost analysis in Section 3.2. a. Concern of production yield loss. Fabricating PV modules with thin wafers is very challenging. High wafer breakage rates are found at various stages of manufacturing, installation, and field operation. The main cause of yield loss during manufacturing comes from the stress and strain induced when handling wafers, cells and modules. Many tool adjustments are needed to handle thin wafers in today's manufacturing line. After fully optimizing the process steps, Harrison et al. [38] demonstrated a reasonably good yield of ~93% down to ~90-µm wafers on HIT production line, but they still faced less than 80% yield for the thickness below 80 µm. However, we noted that many handling steps in the improved procedures in [38] were completed manually, which will scale up to mass production. Thus, the first key innovation area for yield loss reduction is to improve wafer handling technologies, such as non-contact Bernoulli gripper [39] . Wafer handling is even more essential for wafers thinner than 80 µm due to the extremely high breakage rate. Completely new fabrication processes may be needed. One possible method is to manufacture solar cells with kerfless wafers on a supporting carrier [40] - [42] . In addition, the presence of microcracks is known to reduce the wafer strength [43] , and the critical crack size becomes much smaller for thinner wafers [44] . Improved microcrack inspection could help identify the process steps where microcracks initiate [45] . During module installation and field operation, one of the key root causes of breakage is the local stress induced by interconnection wire. Multi-wire interconnection, which is shown to induce lower stress on solar cells, is suitable for thin wafers. Furthermore, instead of the conventional frontto-back zig-zag connection, researchers have demonstrated some examples of new interconnection schemes for stress reliving [46] , [47] . All in all, given the criticalness for transiting toward thin wafers, we would like to emphasize the urgency and importance of finding manufacturing solutions. In fact, innovative researches on new technologies to avoid yield loss for thin wafers have not been paid sufficient attention to in the past decade. b. Concern of efficiency penalty. Efficiency penalty comes from the incomplete absorption of NIR photons when the thickness is reduced. It is because Si is an indirect semiconductor and requires a relatively long optical path to absorb near-bandgap photons. However, achieving high efficiency with advanced surface passivation [48] - [50] should not be the limiting factor for thin silicon, as indicated by our device simulations. Previous successes of >20%-efficient solar cells have been demonstrated for less-than-100µm-thick wafers. For example, solar cell efficiency of >20% was achieved with diffused-junction technology (i.e., PERC or its derivatives) with using 80 µm wafers in large batches [51] , [52] . Sanyo produced a 24.6% Si HIT cell on 98 µm with industrially compatible tools [53] . For ultra-thin wafer around 50 µm thickness, many feasible concepts [54] , [55] were also demonstrated with small-area solar cells (~4 cm 2 ). One other notable result is that Solexel achieved an efficiency of 21.2% for full-size solar cells with 35 µm thick kerfless wafer [56] . Many new architecture concepts of device architecture discussed in Section 2 can be utilized for thin-wafer-based PV modules without the efficiency penalty. With further advancement of new light management schemes, e.g., black silicon with nanoscale textures [57] - [60] , can be reduced the loss due to incomplete absorption in thin wafers. In addition, innovations of new encapsulation materials could also enhance NIR light trapping at module level [61] - [63] , e.g., bifacial solar cells with thin wafers. In summary, PV R&D is heading to the direction to achieve excellent surface and contact passivation [64] , which will reduce or even eliminate the efficiency penalty and benefit the transition to thin wafers. c.
Concern of additional PPE expense and variable cost
With higher quality materials and more sophisticated device architectures, advanced technology concepts with thin wafers may necessarily require additional PPE expenses and variable costs for manufacturing. However, learning from historical trends ( Figure S1 in ESI), new technologies are required to be produced more cheaply in terms of per-area cost and capex for higher module efficiency in order to gain sufficient market traction. The decreasing trend is, according to ITRPV reports [28] , [60] , driven by equipment and process innovations to achieve higher throughput, lower material usage, less material waste, and simpler process steps, etc. Therefore, the decreasing trend should be taken as granted for future technology. Instead, continuous R&D efforts are needed to ensure technology innovations for thin wafers in Figure 6 fulfill these criteria. One example is that the newly developed device architecture with passivated contacts (e.g., TOPCon) may have a slightly better chance to be adopted more quickly than HIT or IBC, because it can better utilize current high-throughput industrial processes (e.g., plasma enhanced chemical vapor deposition) [42] , [43] . Another example is that low-stress multi-wire interconnection may require a more sophisticated tabbing and stringing tool, but it offers the advantage of significant savings of silver paste [61] , [62] . In conclusion, the PV community has a track record of fabricating better performing solar modules with lower PPE expense and variable cost. To fully extract the economic benefits from thin silicon, a key focus of innovations is on those technologies that maintain low-cost and low-capex manufacturing. d. Feasibility concern for thinner wafer production.
Technologies of making thin wafers down to 100-µm thickness are within the line of sight. For example, Longi Silicon announced slicing 110-µm-thick mono-wafers in their R&D facilities, with the ability to transfer the process to mass production [65] . Terheiden et al. [51] demonstrated an industrially-compatible process to making 90 -100 µm thick mono-wafers via optimizing diamond-wire sawing process. Further thickness reduction to 50 µm or thinner wafers may require novel kerfless wafer growing processes, such as epitaxial mono-wafer (e.g., NexWafe) and directly-grown multi-wafer technologies (e.g., 1366 Technologies). These kerfless wafers have not yet been adopted at a large scale, mostly because of a lack of market for thin wafers. Kerfless wafer manufacturers have to produce and sell wafers with standard 160 or 180 µm thickness, which limits the full advantage of their technology. With the inevitable trend of utilizing thinner and thinner wafers, we may ultimately turn to these viable kerfless technologies to extract the maximum silicon savings possible.
Conclusion and outlook
In this work, we evaluated the market potential of thin silicon wafers using a technoeconomic framework. First, we compared the efficiency-versus-thickness relations for four device concepts (conventional Al-BSF, state-ofthe-art PERC, advanced PERC+, and advanced High Efficiency-Tech) on the module level via numerical device simulations. Secondly, using the simulated efficiency-versus-thickness relations as inputs, we evaluated the potential economic benefits of thinner wafers for state-of-the-art and future advanced technologies. We performed cost modeling analyses of PV manufacturing with the most recent global-median cost numbers of 2018, and observed that cost ($/W) and capex [$/(W/year)] decrease monotonically with wafer thickness. For example, reducing wafer thickness from 160 µm to 50 µm reduces capex by ~0.14 $/(W/year), and cost by ~0.07 $/W for the current PERC module. In comparison, the 5% absolute efficiency increase from current PERC (19%) to advanced HE-Tech (24%) only brings capex down by ~$0.08/(W/year) and cost down by $0.07/W. Thirdly, we also performed an LCOE analysis for the utility-scale PV system in the United States. Efficiency improvements have a strong influence on LCOE because of their implications on BOS costs per Watt. However, we still find significant LCOE benefits even for thickness reduction alone. For all device concepts investigated, the optimal LCOEs are located at wafer thickness of around 50 µm, with only a small variation among the device concepts. The LCOE with 50-µm thickness is 5% lower than their 160-µm counterparts, which is slightly larger than the 3% LCOE benefits by transitioning from Al-BSF to PERC [31] .
Uncertainty analysis of the six key inputs parameters in the cost models was conducted for a target scenario of HE-Tech with 50 µm wafer thickness. The cost model suggests that HE-Tech modules with 50 µm wafers could potentially achieve a capex of 0.2 $/(W/year) and cost of 0.2 $/W, in comparison with a capex of 0.39 $/(W/year) and cost of 0.32 $/W for PERC modules with 160 µm wafers. In the case of simultaneous ±5% variations of input parameters, we see an uncertainty range up to ±20% for both capex and cost. Furthermore, in order to give a broader perspective on how the cost and capex reductions benefit the PV industry, we performed an industry growth analysis to investigate different scenarios for advanced HE-Tech with 50 µm wafers. Under 15% operating margin and debt ratio of 2, thin wafers can help the PV industry reach close to 8 TW cumulative PV installations by 2030, in comparison with 5 TW for the PERC baseline. Lastly, we evaluated the technology readiness for thin silicon and discussed the challenges of thin silicon around the four most sensitive parameters to affect capex and cost (i.e., module efficiency, manufacturing yield, the feasibility of fabricating thin wafers and low-cost low-capex processing).
Climate change is a pressing challenge, and the PV community has the potential to address it by contributing more carbon-emission-free electricity [66] - [68] . Even with today's cost structure, we show that the adoption of thinner wafers still provides very significant capex reductions and considerable cost reduction. Excellent surface passivation and light management are required to minimize the efficiency loss for thin wafers. Given the proliferation of dielectric passivation tools coupled to industrial adoption of passivated cell architectures, the industry is much better positioned to implement thin wafers today than in the mid-2000s to achieve high-efficiency with thin Si wafers. This area is ripe for innovation, a sentiment echoed by forward-looking industry players. Now, the main barrier that hinders the widespread adoption of thin wafers may be manufacturing yield loss. We believe the industry is ready for thin wafers, but an extra effort on developing innovative manufacturing equipment and processes is necessary.
Electronic Supplementary Information: A. Capex and Cost per Unit Area
The historical data of cost and capex per area PV modules shows the decreasing trend over the years in Figure  S1 . The per-area cost and capex decouple the effect of module efficiency. The benchmark module efficiencies are 14% in 2010, 17% in 2015, and 19% in 2018. Despite the efficiency improvement, the cost and capex for cell and module processing are kept decreasing. The exponentially fitted trendlines extrapolate the decreasing trend to the future, although the decreasing rate will be slower. This indicates that it is likely to require the new technology to have cheaper processing cost and capex to gain sufficient market traction. The per-area capex and cost values versus the wafer thickness is shown in Figure S2 , which directly shows the cost change due to the savings from reducing silicon usage (regardless of the module efficiencies). The cost structure corresponding to the production process of the current PERC modules. We see capex reduction rate is $2.3/(m 2 /year) for reducing every 10 µm Si thickness, whereas cost reduction rate is $1.2/m 2 for reducing every 10 µm Si thickness. Figure S2 : Per-area capex and cost versus silicon wafer thickness, which decoupled the effect of module efficiency. Figure S3 : Solar cell efficiency, short-circuit current density jSC, open-circuit voltage VOC, and fill factor FF for solar cells with different technology concepts with p-type wafers. Figure S4 : Simulated module efficiency with n-type wafers for different technological concepts and wafer bulk lifetimes. Base doping of n-type wafer is around 3 Ω·cm, with a typical range of 1 -10 Ω·cm. The other parameters are set as the same as the p-type wafers in Table S1 .
B. Device Simulation Parameters

C. Maximum Sustainable Growth over Years
Large increases in renewable energy generation are needed by 2030 to maximize the probability of maintaining global temperatures less than 1.5 -2°C above pre-industrial levels. Due to the current and projected costs of PV, it is expected that PV will have a large role to play in producing this low-carbon energy, with deployment targets in multi-terawatt scale by 2030 [1] . In particular, the IPCC has stated that renewable energy generation must represent 20-30% of the total energy generation in 2030 to have a 25-75% chance of keeping atmospheric CO2 between 430-480 ppm. If one third of this generation comes from PV with an average capacity factor of 20%, then based on International Energy Agency projections of global energy demand [2] , the total of 7-10 TW PV needs to be deployed by 2030. To achieve this target, the manufacturing capacity must expand at a cumulative annual growth rate of 22-25%. The possibility of achieving the IPCC 2030 climate targets for the advanced concepts in thin silicon wafers was evaluated.
In Figure S5a , current baseline PERC with 160 µm wafer will not lead us to the 2030 goal in various scenarios. High debt ratio accelerates PV deployment in the short term and get us closer to the 7 TW by 2030, however the long-term growth for all the scenarios reaches a plateau around 7 TW due to demand constraint. In Figure S5b , the advanced HE-tech with 160 µm wafer (i.e., no thickness reduction) has a faster growth but a similar trend for the baseline PERC. It also moves the plateau point above 10 TW. Because of very significant capex and cost reduction in advanced HE-Tech with 50 µm wafer, the cumulative PV deployment in Figure S5c maintains exponential growth well beyond 10 TW (the plateau point for this case is around 25 TW, and not shown in this figure). Figure S5 : Cumulative PV installation over the next 20 years for adopting different technological concepts (using the growth model in Needleman et al. [3] with the updated cost values).
D. Operating margins for PV companies
The operating margins over the past five years for eight selected PV companies were calculated from the annual financial data of each company published on Yahoo Finance [4] . 
E. Waterfall Breakdown of the Capex and Cost Difference
The waterfall breakdown of the current PERC with 160 µm wafer to the HE-Tech with 50 µm wafer. Under the assumptions in our model, we find in Figure S7 that the efficiency scales down both cost and capex universally, while the silicon savings has slightly larger impact on capex reduction (~27%) than cost reduction (~14%). As the results of uncertainty analysis, the error bars indicate the capex or cost change in response to ±5% change of every specific factor. The error bar for the advanced HE-Tech module indicates the overall uncertainty range of capex or cost if all the variables are changed by ±5%. Figure S7 : Waterfall chart of the capex and cost evolutions from the state-of-the-art PERC module with 19.0% efficiency and 160-µm-thickness wafer to the advanced concepts of advanced HE-Tech module with 23.8% efficiency and 50-µm-thickness wafer. The six factors in the breakdown are efficiency improvement, silicon saving, SG&A and R&D, manufacturing yield, direct variable cost and direct PPE. The bars with zero contributions indicate no change of the specific variable was considered in the cost model. 
